

FIG. 1






FIG. 2-1





**FIG. 2-3**




FIG. 2-4




FIG. 3-1





FIG. 3-2



**FIG. 3A**







FIG. 3B



**FIG. 3C**




FIG. 4-1




FIG. 4-2




FIG. 4A




FIG. 4B




FIG. 5-1







FIG. 5-2





**FIG. 5A**








FIG. 6-3





FIG. 6-4



Sdram_puXX_addr_R<6:0>	Sram_puXX_addr_R<4:0>
[4:0] xfer_reg_addr	[4:0] xfer_reg_addr
if not TFIFO	
[6:0] TFIFO_addr	
Sdram_puXX_ID_R<3:0>	Sram_puXX_ID_R<3:0>
0-5 Fboxes	0-5 Fboxes
8-13 Fboxes-csr	8-13 Fboxes-csr
6 fbi	6 fbi
15 nop	15 nop

FIG. 6-5




FIG. 6-6